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Abstract Torrance Research Center (HAC-TRC)and Honeywell
CorporateTechnology Center (H-CTC). The receive
The developmentof fully monolithic gallium module's performancegoals are listed in Table 1.
arsenide (GaAs) receive and transmit modules suit- The module's final configuration,consistingof
able for phased array antenna applicationsin the four functional submodulesintegratedon a single
30/20 gigahertz bands is presented. Specifications chip iS shown in Fig. 1. Basic technologiesem-
and various design approaches to achieve the design ployed in the fabrication includesub-micron gate
goals are described. Initialdesign and perfor- lengthfield effect transistor (FET) fabrication
mance of submodules and associatedactive and pas- using refractorymetalizationsystems, ion implan-
sive components are presented. A tradeoff study tation for low noise amplificationand microstrip
summary is presented highlightingthe advantages circuitry fabricatedon semi-insulatinggallium
of distributedamplifier approach compared to the arsenide (GaAs)substrate.
conventionalsingle power source designs.
Since the receive module's intended applica-
Introduction tion is for steerablephased array antennas where
a large number of receive - transmit elements is
Studies have identifiedthe use of multiple employed, a possible element might be a waveguide
scanning beam antenna systems as a major factor in radiator. Figures2 and 3 show a proposed module
achievingminimum cost and efficient use of the layout and its possible incorporationin a wave-
frequency and orbital resources for the future guide radiator (fixture)employing suitable wave-
generationof the communicationssatellitesystems, guide to microstrip transitions_ with control
The Advanced CommunicationsTechnology Satellite and power connections.
(ACTS), scheduled for launch in the late 1980's
will employ the scanning beam antenna technology Low Noise Amplifier Submodule (LNA1
in the 20/30 gigahertz bands to maximize the
operating efficiency. Future communications The design and fabricationapproaches chosen
satellite systemsmay use monolithic receive and by both contractorsin the developmentof the low
transmit module technologywhich is expected to noise amplifiermodules are similar. Sub half-
further increase the system operating efficiency, micron gate length FET's have been designed and
In support of the developmentof advanced antenna are in process of fabricationfor use in the low
concepts, a key area therefore, is the development noise amplifiers. Both conventionalphoto-
of compatiblemonolithic receive and transmit lithographysupplementedby the E-beam lithography
modules at the above stated frequencies, are used for circuit and active component fabrica-
tion. Since LNA submodulesare still in the final
Gallium arsenide (GaAs) monlithicmicrowave design and early fabricationstages, only prelim-
integrated circuits (MMIC) offer substantialper- inary test results are available. Figure 4 shows
formance advantagesin the proposed frequenciesof the Hughes LNA design, its calculated characteris-
interest. Since entire microwave circuits can be tics and component layout. Significantlybetter
fabricatedon a single chip, utilizing deposition, results are expected in the FET gain and noise per-
epitaxy and ion implantationtechniques,the re- formance areas in the future. Typical low noise
sulting circuit is free of parasitics, losses and FET performance in the band of interest is expected
component value uncertaintiesnormally associated to improve by approximately1 dB during the dura-
with wire bonds and other external interconnects, tion of this developmenteffort. Consequently,
Monolithic circuits can therefore be designed, the module noise figure goal of 5 dB or less is
developed and produced for optimum performance expected to be achieved without difficulty.
with no circuit adjustmentsafter assembly. Figure 5 shows the initial amplifierdesign em-
ployed by Honeywell. A single gate FET version of
In addition to monolithic circuit performance the amplifier is expected to be used in the LNA.
advantages mentioned,additional,very attractive Noise performance is similarto the Hughes version
advantages are offered by microwave monolithic described above.
integratedcircuits in areas of cost, weight per
function and reliability. As technologymatures Phase Shifter Submodule
and substantialvolumes of production are achieved,
all advantageswill be more fully realized. Possibly the most challengingpart of the
proposed effort to develop a monolithic receive
NASA Lewis Research Center is pursuing the module is the developmentof the phase shifter
following MMIC developmentswhich promise maximum submodule.The performancegoals of the submodule
impact for the future communicationssystems in require its operation at five different phase
the 30/20 GHz frequencyrange, states between zero and 180 degrees controlled by
a digital input signal. The phase shifter is to
30 GHz Monolithic ReceiveModule use a true time delay phase shift scheme, where in
any state of the phase shifter the total module
Two parallel efforts to develop a 30 GHz mono- phase shift is proportionalto frequency within
lithic receive module are in progress at Hughes- the 27.5 to 30 gigahertz passband.
A large variety of monolithic phase shifters are commanded using a digital signal. Two differ-
has been developed for various applications. Most ent approaches in controllingthe receive module
of these phase shifters were designed and built at gain are presented in Fig. 1. Honeywell'spro-
X-band frequenciesor lower where area per phase posed approach is to control the gain at rf while
shift bit requirementswere relatively large, At the Hughes' proposed approach is to vary the module
30 gigahertz,the area requirementswill be reduced gain at IF. Both approachesutilize dual gate
by about a factor of four, making the approach more FET's where variation of second gate bias controls
practical, although more challengingproblems are the gain of the amplifier. Figures 10 and 11 show
expected in the areas of insertion loss, phase the proposed circuit and submodule layout designs.
error and circuit yield. Both designs are preliminaryand changes are ex-
pected before final designs are approved.
Both contractorsare investigatingthe designs
of digital phase shifters based on switched trans- Since both submodulesdepend on gain variation
mission line configurationusing large periphery due to FET bias voltage changes a digital to analog
unbiased FET's as RF switches. Phase shifting is converter will be required for each approach.
accomplishedby true time delay between the dif- Designs and proven fabricationtechniquesexist for
ferential electricallength of microstrip lines in digital to analog converters and no difficulties
the circuit. Two of the most common rf switch are expected in this area. It is expected that
circuits in use employ FET's either in shunt or the submodule sizes for both approaches,including
series-mountedconfiguration. Figure 6 shows a the DIA converter circuitry,will be approximately
single bit phase shifter in a shunt mounted FET 1 mm x 2 mm.
switch configuration. Honeywell'sinitial approach
was to build a single bit (180") switched line RF-IF Submodule
phase shifteremploying 300 micron gate periphery
power FET's as switches in a shunt mounted con- The RF-IF submodule'stwo main functions are
figuration. The FET dc on resistanceexhibited to convert the 27.5 to 30 gigahertz input rf signal
was 11 to 14 ohms.2 The insertion loss per bit to the specified IF frequency in a mixer and to
was approximately4 dB over the 27.5 to 30 giga- amplify the external reference signal which serves
hertz band. as a local escillator input to the mixer. Both
contractorschose to amplify the given 15 microwatt
A subsequentimprovementin dc on resistance reference signal to serve as the local oscillator.
by a factor of 1.5 to 2 has been achieved by fab- A multistage,low noise, high gain monolithic
ricating the switch FET's by the use of the self- amplifier will be developed for this purpose.
aligned gate (SAG) technology.J Generally, the
SAG phase shifters to date have achieved about Although no final design choices have been
2.5 dB/bit insertionloss over the band mentioned made, Hughes' choice for the mixer design was a
above. It is expected that future 30 gigahertz dual gate FET while Honejave11'sbaseline approach
phase shifters could be fabricatedwith an inser- was a balanced Shottky diode mixer with a rat race
tion loss of 1.5/dB bit. A comparison of measured hybrid. The IF amplifier,required in Honejavell's
and calculated insertion loss for a SAG phase approach (see Fig. 1) is expected to be a simple,
shifter is shown in Fig. 7. Honeywell'sdesign low gain, low noise figure monolithic type,
for an improved phase shifter employing four series operating in the suggested IF frequency band be-
FET switches fabricatedby SAG technique is shown tween 4 and 8 gigahertz. No experimentalresults
in Fig. 8. The design features a more compact are available for this submodule at present.
layout with no rf grounding requirementswhich
promises lower insertion loss and better phase 20 GHz Transmit Module
performance.
A monolithic transmit module is under
•Hughes' initialapproach was to investigatean development at Rockwell International,Thousand
analog phase shifteras shown in Fig. 9. The phase Oaks, California. The technologygoals for the
shifter is based on a branch line coupler approach 30-month contract are given in Table 2. The MMIC
which is very simple and occupies a relatively module uses a microstrip approach in which all
small area. Although not a true time delay phase active and passive devices are fabricatedon a
shifter, it's simplicityand projected high circuit GaAs substrate. Figure 12, shows a block diagram
yield makes it a good candidate for further inves- for an initial layoutof the fully monolithic
tigation. A 30 gigahertz Lange couplerhas been transmit module chip. The module consists of five
fabricated and the investigationof its character- cascaded single bit phase shifters each employing
istics continues. IdenticalShottky-barrier a switched line approach using FET devicesfor
diodes are connected in series with the inductors switches. The digital control circuitry portion
to ground. By proper biasing of the diodes their acceptsa TTL input signal and provides the sig-
capacitancecan be varied which subsequently nals to switch in or out each of the five phase
changes the phase of the transmittedsignal, shifters. A two-stage buffer amplifierfollows
Loaded line circuit designs are being considered the phase shifters to compensate for the phase
for the two minor bits of 11.25 and 22.5 degrees, shifter losses. Finally, a three-stagepower
While they do not provide true time delay, these amplifiercompletes the module. The chip size is
designs are considerablysmaller and are projected 4.8 mm by 6.4 mm, however this initialdesign lay-
to introduce negligiblephase errors, out includes diagnostictest circuitry and the
final layout could produce a smaller chip size.
Gain Control Submodule It was determined that a staged developmentfor
the fully monolithic transmit module was the most
As shown in Table 1, the receive module RF/IF feasible approach to follow. This consisted of a
gain performancegoal stipulatesthat maximum gain design for the fully monolithicmodule and then a
be equal or greater than 30 dB with six interme- division of the total circuit into submodule de-
diate steps as shown. The intermediategain steps signs which were of a suitable scale for fabrica-
tion, characterizationand evaluation.
2
The first phase of the work consisted of DevelopmentApproach
developing submodulesdemonstratingthe phase
shifter, digital control and power amplifier func- This developmentprogram uses a four-stage
tions. The initialmask set consisted of the dual-gate FET amplifier design approach. A block
following nine submodulechips: digital control diagram of the VPA module is shown in Fig. 15.
circuitry; one-stage buffer amplifierand discrete The second gates of all the FET's are connected
FET, two-stage buffer amplifier;wafer test cir- with interstagematching networks as shown.
cuitr_; and five phase shifter submodulesof Digital control inputsfor gain control are con-
11.25-, 22.5°, 45", 90°, and 180° bits. Total verted to analog voltageusing a digital to analog
reticle size is is 4.8 mm x 4.8 mm and contains (D/A) converter. The nominal gains as a function
the nine 1.5 mm x 1.5 mm size chips and separation of the controlvoltage Vg2 are also shown.
channels. A photo of a typical chip (two-stage
buffer amplifiersubmodule) is shown in Fig. 13. The VPA module is divided into two submodules,
A second mask set consisted of submodulechips of the amplifier module and the amplitude control
the full three-stagepower amplifier and various module. The two modules will be monolithically
one and two stage combinationsof this full three- integratedlater onto a single 4.5 mm x 1.5 mm
stage amplifier. GaAs chip. Dual-gate power FET devices suitable
for 20 GHz operation were first developed. These
The design approach for these submodule devices are to be incorporatedinto the four-stage
developmentswas accomplishedby the extensive use amplifier module. Concurrently,a four-stage
of computer aided design (CAD). The CAD included single-gateFET monolithic amplifiermodule for
equivalent circuits for the FET's, accuratemodel- 20 GHz operation and the D/A converter module for
ing of passive elements and careful characteriza- amplitude controlwere also developed.
tion of parasitics and inter-elementcoupling.
The objectives of the design were minimal chip Four-Stage,Single-GateAmplifier
size with high yield processing and low potential
cost to provide reliable modules meeting the goals For the four-stage,single-gate amplifier,
of Table 2. GaAs FET's with gate widths of 300 um were used in
the first and second stages while FET's with gate
With approximatelytwo-thirds of the program widths of 600 um and 1500 um were used in the third
completed, submoduleshave been fabricatedand and fourth stage, respectively. FET equivalent
tested demonstratingall of the necessary circuit circuitmodels were used for the amplifier design.
functions, however design refinementsare still High impedance transmissionlines with a charac-
required. More detailed informationon the design, teristic impedanceof 70 ohms were used for imped-
fabricationand test of the two-stage buffer ampli- ance matching. The required capacitorswere
fier and three-stagepower amplifier submodule implementedwith the metal-insulator-metal(MIM)
develgp_entshave been reported by Petersen and silicon nitride overlay types. The chip size is
Gupta_,_ of Rockwell. The 20 GHz two-stage buffer 4.4 mm x 1.4 ram.
amplifier developmentis probably the most advanced
as seen in Fig. 14 which shows the predicted and At midpoint of the program, the four-stage,
measured gain results. The three-stagepower single-gateamplifier showed good gain control
amplifier submodule operated but at a reduced gain with either changing gate bias or changing drain
level. A saturated output power of approximately bias. The amplifier has a gain of at least 18 dB
+21 dBm was measured across the 2.5 GHz band, with across the 18 to 20 GHz frequency band. It was
the goal being +23 dBm. The phase shifter sub- anticipatedthat with a minor design iteration
modules also operated but with an approximate (increasedinterstagedrain matching inductances),
3.5 dB insertionloss (goal of 2.5 dB) per phase an output power of at least 500 mW with 20 dB gain
shifter bit. can be achieved.
Although the submodulesstill require further Dual-GateFET
development,sufficient informationhas been ob-
tained and design iterationsdeveloped that the Dual-gate FET models with cascade connected
mask set for the fully monolithic transmit module common-sources,common-gatestageswere obtained
has been designed and fabricated. The remaining by comparingmeasured devices S parameterswith
time of this contractualeffort will continue with models generated from SUPER-COMPACT. The element
the fabrication,test and evaluation of the fully values of the models were obtained by optimization.
" monolithic transmit module.
Hybrid single-stagedual-gateFET amplifiers
20 GHz Variable Power Amplifier (VPA1 Module with gate width up to 1200 um have achieved gains
in excess of 10 dB over the 18 to 20 GHz band with
Texas Instruments is presently developing a a range of gain control greater than 30 dB.
20 GHz monolithic variable power amplifier module.
The performancegoals of this monolithic amplifier Using the measured S parameters,complete
module are shown in Table 3. The objective is to dual-gate equivalentcircuit models have been ob-
develop a 17.7 to 20.2 GHz monolithic GaAs vari- tained for amplifier design. A four-stage,dual-
able power amplifierexhibiting high efficiency at gate amplifierbased on complete device models for
various output power levels. The amplitude con- the differentstages has been designed. A gain in
trol provides for five output power states at excess of 25 dB was predicted. Figure 16 shows
nominal levels 500, 125, 50, and 12.5 mW and zero. the computed gain-frequencyresponse and input/
The amplitude control is to operateon a digital output VSWR performance.
basis and be TTL compatible.
Amplitude Control Module Conclusion
A TTL compatible four-bit integratedD/A con- An overview of the microwave monolithic
verter was developed during the the first year of integratedcircuit receive and transmit module
the program. Figure 17 shows the circuit of this developmenthas been presented. NASA Lewis is
converter,which is designed to control the gain pursuing those MMIC developmentsin the 30/20 giga-
of dual-gate FET's. Details on the operation of hertz frequency range that promise maximum system
this D/A converter have been reported in the Elec- impact. Studies have identifiedthe use of multi-
tronic Lettersb. ple scanning beam antennas as a major factor in ,
achieving minimum cost and efficient use of fre-
Multiple Beam Antennas - Conventionalvs quency and orbital resourcesfor future generation
DistributedAmplifier Approach of communicationsatellites. Initial designsfor
the 20 gigahertz transmit and 30 gigahertz receive
In order to gain a more in-depth understand- MMIC modules indicate that the proposed approach
ing of the use of the distributedamplifiers in a is sound and has the potential for considerable
spacebornecommunicationssystem, a tradeoff study improvementover the conventional(TWT) approach.
was conductedby NASA Lewis where a conventional The results of NASA tradeoff study indicatethat
amplifier (TWT)was compared to a distributed the distributedamplifierapproach offers signifi-
amplifier (MMIC) approach. An_operationalcom- cant improvementin areas of DC power, system
munications satellite concept,I proposed for weight and system cost.
the Advanced CommunicationsTechnologySatellite
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TABLE 1. - RECEIVE MODULEPERFORMANCEGOALS TABLE 2. - TRANSMITMODULEPERFORMANCEGOALS
Design parameter Performance goal Design parameter Performance goal
RF band 27,5 to 30 GHz RF band 17.7 to 20.2 GHz
IF center frequency Between 4 to 8 GHz RF power cut >200mW
Noise figure at <.5 dE Gain >_--16dE
room tenlperature Efficiency >15 percent
RFIIF gain >30 dB at highest level of Phase control Operate on digital tnput
-- gain control Mechanical design Fully nx}noltthlc
Gain control At least stx levels; 30, 27, Unit cost (100 (1980 dollars,, buys • 5000)24, 20, 17 dB and Off
Phase control 5 bits; each btt "3" band
center
Module power 250 mW in all states except
consumption OFF. In OFF state, 25 mW.
Phase and gain Operate on digital input.
control
Mechanical design Fully monolithic constructlon;
compatible with 30 GHz
spaceborne phased array
• appllcations.
Unlt cost Less than _lOOO (1980 dollars)
in unit buys of 5000 or more
TABLE 3. - VARIABLE POWER AMPLIFIER
MODULE PERFORMANCE GOALS TABLE 4. - SYSTEM REQUIREMENTS
Design parameter Performance goal EIRP per beam 67 dBW (
S/C antenna gain (min.) 53 dGW
IRF band 17.7 to 20.2 GHz Scan loss (max.) 2.5 dBRF power cut 0 to 0.5 W (variable) Aperture 13.5 ftGain 20 dB max. (variable) Spot sizeEfficiency 15 percent/6 percent Conus sectors 6.30 to 0.4 degAmplitude control Operate on digital input Frequency, R/T 30 GHz/20 GHzMechanical design Fully Monolithic
Unit cost $760 (1980 dollars) in unit buys
of 1000 or more
TABLE 5. - POWERIWEIGHT SUMMARY
Technology Prf(tot), System weight Pdcl(tot), Tsw, Efficiency,
W (antlfeed + amp + hp), W nsec percent
Ibs
System A
'82 4 ANTI4 FEED 150 774.2 1032 500 14.5
TWTIVPD
System B
'87 2 ANT/4 FEED a4oo 319.5 2160 <i 18.5
MMIC
S_SYstemC
'87 1 ANTI2 FEED 150 307.5 765 <1 19.6
MMIC
System D
'87 1 ANTI1 FEED 150 278 765 <I 19.6
MMIC
aSystem B has 813 capacity of Systems A, C and D.
TABLE 6. - COSTIWEIGHT SUMMARy
'82 Tech '87 Tech
System A System B System C l System D
4 ANTI4 FEEDS 2 ANTI4 FEEDS I ANTI2 FEEDS 1,1ANTII FEED
TNT + VPD MMIC MMIC MHID
Antenna cost ($M) 23.7 a33.0 20.1 18.5
TWT + PPS cost ($M) 27 -- __
(scan beams,
6 + 3 TWT's and
PPS @ SgM/ea)
Total 50.7 33.0 20.7 18.5
$ Saved over System A -- 17.74 31.2 33.2
(_M) (conventional)
Weight saved over --- 455 lbs 467 ]bs 496 lbs
System A (lbs)
aSystem B has 8/3 capacity of Systems A, C and D.
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